Array sensors require a high-performance analog-to-digital converter (ADC) array with small area and low power. Successive-approximation register (SAR) ADC has good potential for ADC array due to its ...

The noise‐shaping successive approximation register (NS‐SAR) analogue‐to‐digital converter represents an attractive hybrid architecture that merges the inherent energy efficiency and ...

Low-power successive approximation register (SAR) analog-to-digital converters (ADCs) represent a critical technology in modern electronic systems, seamlessly bridging the analogue and digital ...

In this paper, we first discuss the design trade-off between different ADC architectures for CIM accelerators. To improve the overall system efficiency, a 3-8bit reconfigurable hybrid ADC architecture ...

There aren’t any releases here You can create a release to package software, along with release notes and links to binary files, for other people to use. Learn more about releases in our docs.