In this paper, we first discuss the design trade-off between different ADC architectures for CIM accelerators. To improve the overall system efficiency, a 3-8bit reconfigurable hybrid ADC architecture ...

This paper introduces an architecture and design for high-resolution high-linearity Nyquist rate successive approximation register (SAR) analog-to-digital converters (ADCs) using a hybrid capacitive ...