Ahstract- We propose a layout-aware fault injection technique for Single Event tolerant integrated circuits design. Being fully compatible with standard verification flow, the proposed technique is ...