We demonstrate a design methodology that combines on-wafer Transmission Line Pulse testing and a simulation setup with a behavioral model for the radio frequency integrated circuit (RF IC). Our ...

An automated signoff-level full-chip design verification methodology for electrostatic discharge (ESD) protection is established in foundries, integrated device manufacturers (IDMs), and semiconductor ...