We developed a novel design technique for a D-type flip-flop (D- FF) circuit that is based on a small-signal-equivalent circuit approach. This technique provides the best condition to operate the D-FF ...

In this paper, a low power positive-edge triggered D flip-flop has been presented. The proposed design reduces the power dissipation when the data rate is low. The overall powerdelay product is ...