Figure 4: Timing Diagram for the synchronizer block with higher source frequency. One approach to solve this issue is to hold (elongate) the signal in the ... Changes in testbench, when a design ...