This paper is to design 1-bit full subtractor by using CMOS180nm technology with reduced number of transistors and hence it is efficient in area, speed and power consumption.