This article describes test ship design and parameter extraction of parasitic capacitance of MOSFET in VLSI. The test structure for separating area and side-wall capacitance components of N+Psub ...