A new high-speed successive approximation analog-to-digital converter architecture is presented. Two bits extraction in each clock cycle is the key idea to double the conversion speed. Generating ...