This paper presents a new power-reduction scheme using a back-gate-controlled asymmetrical double-gate device with robust data-retention capability for high-performance logic/SRAM power gating or ...

Figure 2 TBH principle sums two 8-bit PWM signals in one 16-bit DAC = Vref (MSBY+LSBY/256)/256. The asterisked resistors are ...