Validation of VLSI designs can be substantially hindered by the computational complexity of interconnect parasitics, modeled as RLC circuits. Model order reduction (MOR) addresses this issue, but the ...