This work presents a digital-to-time converter (DTC)-based fractional-N phase-locked loop (PLL) achieving low jitter and low spurs. Thanks to the proposed resistor-based inverse-constant-slope (R-ICS) ...