News

AlphaGalileo6d
Multi-granularity Data Placement Algorithm Reducing Latency on SPM-DRAM Architectures
Research team proposed new data placement algorithms for scratch-pad memory (SPM) in embedded systems. Their fine-grained and ...
C&EN25d
Ultralarge Area Sub-10 nm Plasmonic Nanogap Array by Block Copolymer Self-Assembly for Reliable High-Sensitivity SERS | ACS Applied Materials & Interfaces - ACS Publications
Ultralarge Area Sub-10 nm Plasmonic Nanogap Array by Block Copolymer Self-Assembly for Reliable High-Sensitivity SERS Hyeong Min Jin National Creative Research Initiative Center for Multi-Dimensional ...
IEEE26d
About Constructing Block Permutation LDPC Codes for Channels with Memory - IEEE Xplore
Block-permutation constructions with superimpose About Constructing Block Permutation LDPC Codes for Channels with Memory | IEEE Conference Publication | IEEE Xplore About Constructing Block ...
IEEE26d
Four-Bits-Per-Memory One-Transistor-and-Eight-Resistive-Random-Access-Memory (1T8R) Array - IEEE Xplore
We demonstrate a 1MBit array of 1-Transistor-8-Resistive RAM (1T8R) memory fabricated using a foundry logic technology. Using a gradual SET/RESET programming scheme, sixteen conductance levels are ...