This paper provides a compact overview of the circuit design prospects of Tunnel FETs. Several techniques to overcome the basic logic cell implementation challenges have been discussed. These include ...

Using the Take Back Half approach to effectively “take back” the error terms for theoretically zero integral nonlinearity.