SAN MATEO, Calif. — Cadence Design Systems Inc. has introduced the Transistor Logic Abstracter (TLA), which generates logic-level Verilog functional models from Spice or Spectre transistor-level ...