The propagation delay variation induced by BTI in logic gates is studied. Using the deterministic BTI model introduced by our group in [1], a detailed description of its implementation in a commercial ...

This paper presents a new power-reduction scheme using a back-gate-controlled asymmetrical double-gate device with robust data-retention capability for high-performance logic/SRAM power gating or ...