We investigated a chip-package-PCB co-simulation method for power integrity design at the early design stage. Due to the number of design parameters that need to be surveyed to optimize power ...