In this communication an approach for analyzing and designing low-power CMOS output stages is proposed. The optimization is carried out by taking into account output stage performance parameters which ...