You can see the Onion and Garlic buses represented in both AMD's diagram and the Microsoft image above. The GPU has a non-cache-coherent bus connection to the DDR3 memory pool and a cache-coherent ...