The paper presents a method for completing the logic synthesis stage of the design flow applied to a FPGA-like technology. The method presented is focused on combinatorial blocks included into the ...