Abstract: A four-quadrant analogue multiplier with low-voltage low-power is proposed in this paper. The design techniques are based on sub-threshold CMOS voltage amplifier and the voltage-sum circuit.

This thesis details the design process of four-quadrant multiplier which could able to address the challenge mentioned above. A CMOS current mode four quadrant analog multiplier circuit is proposed.