Tensor Cores are specifically-designed hardware units found inside Nvidia graphics cards primarily to accelerate AI workloads, such as matrix multiplication, that make machine/deep learning possible.

It adds Wave Matrix Multiply-Accumulate instructions to GFX11 --- a codename for RDNA 3. These matrix operations could lead to the kind of AI machine learning DLSS and XeSS employ.

Google, for example, announced their first TPU (tensor processing unit) in 2016 but these chips are so specialized, they can't do anything other than matrix operations.

Description A tensor processing unit (TPU)—sometimes referred to as a TensorFlow processing unit—is a special-purpose accelerator for machine learning. It is processing IC designed by Google to ...

DOUGLAS FARENICK, VERN I. PAULSEN, OPERATOR SYSTEM QUOTIENTS OF MATRIX ALGEBRAS AND THEIR TENSOR PRODUCTS, Mathematica Scandinavica, Vol. 111, No. 2 (2012), pp. 210-243 ...

B. R. Judd, The Matrix Elements of Tensor Operators for Configurations of Three Equivalent Electrons, Proceedings of the Royal Society of London. Series A, Mathematical and Physical Sciences, Vol. 250 ...