Much of the effort of the SystemVerilog 3.1 standardization process was spent taking these technology donations and unifying them syntactically and semantically with the rest of SystemVerilog (and ...