Top-level assembly is done by abutment, thereby reducing top-level layout to the trivial task of connecting the I/Os and partitions. This flow does not need generation of block-level timing models; ...

Constraints are developed by the design team during the register transfer level (RTL) design phase. They are used in the frontend flow during logic synthesis as noted earlier, and in the backend flow ...